HOME 
PRODUCTS FPGA EMULATION GENERATORS PCIe GEN 6
PCIe Gen 6
Enables high-speed link emulation for system-level testing.
Overview
PCIe Gen 6 FPGA Emulation Generator replicates 64 GT/s PAM4-based data transfer and FLIT-level transactions for validating high-speed PCIe 6.0 subsystems. It supports FEC, LWR, and configurable root/endpoint emulation.
Ideal for pre-silicon validation, early driver testing, and hardware-software co-design, this generator enables high-fidelity emulation of PCIe 6.0 link and protocol behavior in FPGA-based platforms.
AMBA ACE Architecture
Key Features
PAM4 Signaling Emulation: Accurately models 64 GT/s 4-level signaling as per PCIe Gen 6 PHY requirements..
FLIT-Based Transaction Support: Implements Flow Control Unit (FLIT) mode for all PCIe data and control traffic.
Forward Error Correction (FEC): Simulates encoding, decoding, and error correction logic for data reliability..
Lightweight Retry (LWR) Handling: Enables retry without deep buffers, improving link efficiency under load..
Root Complex & Endpoint Modes: Configurable to act as either Root Complex or Endpoint for bidirectional testing..
TLP Generation and Monitoring: Emulates PCIe traffic types including memory, IO, config, and message transactions.
Protocol Stress and Error Injection: Injects faults to validate system robustness and protocol compliance..
Platform Integration Ready: Seamlessly integrates with commercial emulation platforms and FPGA prototypes..
Connect with Us
Connect with our sales team to learn more about PCIe Gen 6, its features, and how it can benefit your projects. Fill out the contact form to get started, and one of our experts will reach out to you shortly.
