Ethernet Controller Production Ready

100G Ethernet Controller

100 Gbps MAC/PCS IP core with IEEE 802.3ba compliance, priority flow control, and lossless Ethernet. Tailored for any FPGA platform or custom ASIC on your preferred fab and technology node.

FPGA Validated

IEEE 802.3ba Compliant

Custom ASIC Ready

ARM / RISC-V SoC

Request Quote Download Datasheet Technical Support

Key SpecificationsRev 2.1

100 GbpsLine Rate

4×25GBreakout Mode

<500nsLatency

AXI4-SHost Interface

Platform Support

XilinxAlteraMicrochipLatticeCustom ASIC

Standards

IEEE 802.3ba ✓802.3bj802.1Q VLAN802.3az EEE

Product Overview

Wire-Speed 100G.
Lossless by Design.

The Xtremesilica 100G Ethernet Controller delivers true 100 Gbps line-rate MAC/PCS processing with sub-500 ns latency, making it ideal for latency-sensitive datacenter fabric and telecom applications.

Supporting both single 100G and 4×25G breakout modes, it integrates cleanly into ARM Cortex and RISC-V processor subsystems via AXI4-Stream. Priority Flow Control (PFC) ensures lossless delivery for storage and HPC traffic. Whether targeting Xilinx UltraScale+, Agilex 7, or a custom ASIC tape-out on your preferred fab, the same verified RTL ships with platform-specific constraints and a full UVM verification suite.

100 GbpsFull line rate

<500 nsPacket latency

8 TCsQoS traffic classes

Any FabAny node, your choice

StandardIEEE 802.3ba / 802.3bj
Mode100G or 4×25G breakout
FECRS-FEC (528,514)
Flow ControlPFC per TC, Pause
Frame Size64B – 16KB jumbo
VLANIEEE 802.1Q / 802.1ad
VerificationUVM / 100% cov.

Capabilities

Feature Highlights

Every layer engineered for deterministic throughput, low latency, and seamless SoC integration.

100 Gbps Wire-Speed Processing

Full 100 Gbps throughput with wire-speed packet processing across minimum 64-byte to maximum 16 KB jumbo frames without any performance degradation.

100 GbpsJumbo framesZero drop

Flexible Port Modes

Native 100G single-port operation or 4×25G breakout mode with independent lane control, enabling flexible network topology and bandwidth allocation per application.

100G native4×25G breakoutIndependent lanes

Lossless Ethernet with PFC

Priority Flow Control (PFC) per traffic class, pause frame generation/detection, and full lossless Ethernet support for storage networking and HPC cluster interconnects.

PFC per TCLosslessPause frames

8-Class QoS Traffic Management

Eight configurable traffic classes with strict priority and weighted round-robin arbitration, delivering deterministic quality-of-service guarantees for mixed-criticality workloads.

8 TCsSP / WRRQoS

RS-FEC & Error Detection

RS-FEC (528,514) for optical links, FCS checking, PCS error monitoring, and detailed statistics reporting for comprehensive network health visibility and carrier-grade reliability.

RS-FECFCS checkStatistics

Energy Efficient Ethernet (EEE)

IEEE 802.3az EEE support with hardware-autonomous low-power idle modes, cutting port power consumption during low-traffic periods without impacting latency on traffic resumption.

802.3az EEELPI modeAuto wake

Technical Data

Full Specifications

Complete parameter set for system architecture and integration planning.

MAC / Physical Layer

Standard

IEEE 802.3ba, 802.3bj

Data Rate

100 Gbps line rate

Port Mode

1×100G or 4×25G breakout

Encoding

64b/66b (PCS)

FEC

RS-FEC (528,514) optional

Latency

<500 ns store-and-forward

MAC Features

Frame Size

64 bytes – 16384 bytes (jumbo)

Flow Control

PFC (per TC), 802.3x pause

VLAN

802.1Q tagging, 802.1ad QinQ

Traffic Classes

8 TCs, SP + WRR scheduling

Filtering

MAC / multicast / broadcast

EEE

IEEE 802.3az supported

System Interface

Host Interface

AXI4-Stream (64/128/256-bit)

Mgmt Interface

AXI4-Lite (32-bit)

PHY Interface

XLGMII / CGMII

DMA

Scatter-gather (optional)

Interrupts

MSI / MSI-X

Implementation

RTL Language

SystemVerilog (IEEE 1800-2012)

FPGA Support

Xilinx, Altera, Microchip, Lattice

ASIC Technology

Any fab — 180nm → 3nm (your choice)

Operating Temp

Commercial / Industrial

Verification

UVM, 100% functional coverage

Supported Platforms

FPGA & Custom ASIC Targets

Every platform ships with pre-tested constraints, example designs, and integration scripts.

Xilinx (AMD)

Vivado / Vitis

VersalVU9P UltraScale+Zynq UltraScale+

GTY 25G transceiver pre-configured for 100G
Vivado IP Integrator block design packaged
Versal NMU / NSU AXI integration example
XDC timing constraints included

Altera (Intel)

Quartus Prime Pro

Agilex F-SeriesStratix 10 GXArria 10

Platform Designer (Qsys) component ready
HPS AXI bridge example design included
Transceiver recalibration scripts
SDC timing constraints included

Microchip

Libero SoC

PolarFire SoCPolarFire

SmartDesign component + PDC constraints
Mi-V RISC-V subsystem integration example
SERDES calibration TCL scripts
Low-power configuration profile

Lattice

Radiant / Diamond

CertusPro-NXECP5-5G

Radiant IP core package
LDC / PDC constraint files
Small form-factor reference design
Ultra-low power idle profile

3nmAI / HPC

5nmDatacenter

7nmNetworking

12nmEdge

28nmIndustrial

180nmIoT / Legacy

Use Cases

Target Applications

100G Ethernet is the fabric backbone of modern datacenters and carrier networks.

Datacenter Switching

Top-of-rack and spine switches in leaf-spine datacenter fabrics requiring high-density 100G connectivity for cloud infrastructure.

ToR switchLeaf-spineHigh density

Core Routing

Core and edge routers in service provider networks delivering high-capacity IP routing and MPLS forwarding at 100 Gbps.

IP routingMPLSCore edge

Cloud Infrastructure

Backend network fabric in hyperscale cloud environments connecting compute, storage, and network resources at massive scale.

HyperscaleEast-westFabric

Storage Networking

High-speed SAN and NAS systems requiring lossless Ethernet with PFC for RDMA over Converged Ethernet (RoCE).

SAN / NASRoCELossless

5G / Telecom

5G mobile backhaul, metro Ethernet, and optical transport networks delivering carrier-grade connectivity services.

5G backhaulMetro-ECarrier-grade

HPC Interconnect

Low-latency interconnect for HPC clusters and supercomputers requiring deterministic network behaviour and high throughput.

HPC clusterLow latencyDeterministic

Smart NICs / DPUs

Data Processing Units offloading encryption, compression, and packet steering from host CPUs at line rate.

DPU offloadRDMACrypto

FPGA Development Boards

Evaluation and production boards for prototyping 100G network designs on Xilinx and Altera high-end FPGA platforms.

PrototypeReference designLinux driver

What You Receive

Deliverables Package

Everything needed to move from licence to tape-out in the shortest possible time.

FPGA Implementation

Xilinx Vivado project + IP Integrator BD
Altera Quartus + Platform Designer component
Microchip Libero SoC SmartDesign component
Lattice Radiant / Diamond project files
Platform-specific XDC / SDC / PDC constraints

Custom ASIC Implementation

Synthesisable RTL (SystemVerilog)
SDC timing constraints for foundry signoff
Synopsys / Cadence synthesis scripts
GDS layout (optional backend service)
ARM / RISC-V SoC integration reference

Verification Suite

UVM testbench — 100% functional coverage
IEEE 802.3ba protocol compliance tests
Directed + constrained-random regression
Interoperability test report

Documentation

Architecture & micro-architecture spec
Register map & programming guide
FPGA integration quick-start guide
Linux / RTOS driver source & guide

Ready to Integrate 100G Ethernet?

Speak with a silicon engineer. We'll scope your platform, port configuration, and fab requirements — typically within one business day.

Request Quote Download Datasheet More IP Cores